Exposed Datapath for Efficient Computing

نویسندگان

  • Magnus Björk
  • Magnus Själander
  • Lars Svensson
  • Martin Thuresson
  • John Hughes
  • Kjell Jeppson
  • Jonas Karlsson
  • Per Larsson-Edefors
  • Mary Sheeran
  • Per Stenstrom
چکیده

We introduce FlexCore, which is the first exemplar of a processor based on the FlexSoC processor paradigm. The FlexCore utilizes an exposed datapath for increased performance. Manually scheduled micro-benchmarks yield a performance boost of up to a factor of two over a traditional five-stage pipeline with the same functional units as the FlexCore. The compiler is always capable of scheduling the instructions of a generalpurpose application onto the FlexCore on par with a traditional GPP in terms of cycle count. The flexible interconnect allows the FlexCore datapath to be dynamically reconfigured as a consequence of code generation. Additionally, specialized functional units may be introduced and utilized within the same architecture and compilation framework. The exposed datapath requires a wide control word. The conducted evaluation confirms that this increases the instruction bandwidth and memory footprint. This calls for efficient instruction decoding as proposed in the FlexSoC paradigm.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Declarative, SAT-solver-based Scheduling for an Embedded Architecture with a Flexible Datapath

Much like VLIW, statically scheduled architectures that expose all control signals to the compiler offer much potential for highly parallel, energy-efficient performance. Bau is a novel compilation infrastructure that leverages the LLVM compilation tools and the MiniSAT solver to generate efficient code for one such exposed architecture. We first build a compiler construction library that allow...

متن کامل

Energy Efficient Code Generation for Processors with Exposed Datapath

In a modern processor architecture the register file (RF) consumes considerable amount of power. Therefore it is important to reduce the RF accesses when designing an energy efficient architecture. It is well-known that with datapath exposed to software, the transport-triggered architectures (TTAs) can substantially reduce the RF traffic. In this paper, we analyze the potential of using MOVE-Pr...

متن کامل

Tight Datapath Integration of Viterbi Accelerator

In its basic configuration, the FlexCore processor has a limited set of datapath units. But thanks to a flexible datapath interconnect and a wide control word, the FlexCore datapath is explicitly designed to support integration of special units that, on demand, can accelerate certain data-intensive applications. We present a novel architecture for a lightweight Viterbi accelerator that can be t...

متن کامل

A Simple Value Range Propagation Pass for SUIF-1

Reconfigurable Computing (RC) uses reconfigurable logic devices such as FPGAs to assist generalpurpose computation. In order to make efficient use of FPGA resources, it is essential to size datapaths and functional units to the minimal possible bitwidth that will ensure correctness. Since the high-level languages used to program RC systems do not require (or even allow) the user to manually spe...

متن کامل

Magellan: Toward Automatic Mapping from High-Level SDN Programs to Low-Level, Optimized Datapath Pipelines

Despite the emergence of pipelining as a key feature of nextgeneration SDN data-path models, there are no previous studies on how to automatically design, populate, and update datapath pipelines from completely datapath-oblivious, highlevel SDN programs. We refer to this as the pipeliningoblivious programming challenge. This paper presents Magellan, the first systematic investigation of the cha...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007